home
๐Ÿงญ

Research area

R&D Project

National Research Foundation (NRF)
โ€ข
PIM ๋ฐ˜๋„์ฒด ์„ค๊ณ„๋ฅผ ์œ„ํ•œ ์˜คํ”ˆ์†Œ์Šค ๊ธฐ๋ฐ˜์˜ ๋ฐ˜๋„์ฒด ์„ค๊ณ„ ๊ธฐ์ˆ  ๊ฐœ๋ฐœ (Apr. 2025 - Dec. 2028)
โ€ข
๊ฒฐ์ •-๋น„์ •์งˆ ๋‚˜๋…ธ์ฝคํฌ์ง€ํŠธ ๊ทน๋ฐ•๋ง‰ ํŠน์ด์ „๋„ ์†Œ์žฌ ๊ฐœ๋ฐœ ๋ฐ ๋‹ค์ง„๋ฒ•์ปดํ“จํŒ… ์‘์šฉ๊ธฐ์ˆ  ๊ฒ€์ฆ (Oct. 2022 โ€“ Jun. 2027)
SK hynix
โ€ข
AI EDA ๊ธฐ๋ฐ˜ IGZO 2T DRAM ์„ค๊ณ„ ํŒŒ๋ผ๋ฏธํ„ฐ ์ตœ์ ํ™” (Aug. 2025 - Jul. 2028)
โ€ข
๋ฏธ๋ž˜ high density DRAM์— ์ ํ•ฉํ•œ S/A ๋ฐ offset ์ €๊ฐ ๊ธฐ์ˆ , ์ €์ „์•• ํšŒ๋กœ ๊ธฐ์ˆ  ๋™ํ–ฅ

Reserach Topic

1. NPU: AI Chip Design based on Neural Procssing Unit

โ€ข
RNN-based AI Chip Design for DPD in 6G Communication
โ€ข
VAE-based AI Chip Design for EMIC

2. PIM: AI Chip Design based on Processing-In-Memory

โ€ข
PIM Architecture-based RTL Synthesizer/Compiler

3. SoC: System-on-Chip Design for Emerging Technology

โ€ข
Ternary CPU Design using Ternary EDA Tool
โ€ข
IGZO-based 2T0C DRAM Circuit Design

4. EDA: AI-Driven Electronic Design Automation

โ€ข
RL-based Parameter Extraction for Device Compact Model Generatrion
โ€ข
Automatic Test Pattern Generation (ATPG) for DFT of Ternary SoC
โ€ข
AI-Driven Floorplan for Phsyical Design

Previous R&D Project

ํ•œ๊ตญ์—ฐ๊ตฌ์žฌ๋‹จ
โ€ข
Memcapacitor-based Multi-Valued Logic Architecture Research (Sep. 2017 - Feb. 2023)
โ€ข
Multi-Valued Logic Device Integration & Architecture Platform Research (Jun. 2019 โ€“ Dec. 20)
โ€ข
Graphene Barristor-based Ternary Logic Architecture Research (Aug. 2016 - Jul. 2021)
์‚ผ์„ฑ๋ฏธ๋ž˜๊ธฐ์ˆ ์œก์„ฑ์‚ฌ์—…
โ€ข
2D Semiconductor Heterojunctions-based Ternary/Quaternary Circuit Reasearch (Jun. 2020 โ€“ May. 2022)
โ€ข
Ternary CMOS-based Ultra-Low Power Neural Network IC Design (Aug. 2017 - Jul. 2018)
์‚ฐ์—…์ฒด
โ€ข
EMCoretech: Development of a Versatile Electromagnetic Interference Control IC by Hardware Control (Jun. 2024 - Dec. 2024)
โ€ข
Samsung Display Company: Display Driver IC Design for a Very High Resolution TFT LCD Panel (Mar. 2016 - Feb. 2017)