Invited Paper: VerilogEval: Evaluating Large Language Models for Verilog Code Generation
Date
2024/09/04
Published in
IEEE/ACM International Conference on Computer Aided Design (2023)
Presenter
Type
2024 second half
ieeexplore.ieee.org
