home
home
📖

Journal club

Search
2025 first half
37
준비 중 (HJ)
?
준비 중 (MR)
?
Compact Model Parameter Extraction via Derivative-Free Optimization
arXiv (2024)
Quantized Auto Encoder-Based Anomaly Detection for Multivariate Time Series Data in 5G Networks
IEEE (2025)
PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators
IEEE (2024)
SparseDPD: A Sparse Neural Network-based Digital Predistortion FPGA Accelerator for RF Power Amplifier Linearization
arXiv (2025)
DeltaDPD: Exploiting Dynamic Temporal Sparsity in Recurrent Neural Networks for Energy-Efficient Wideband Digital Predistortion
IEEE Microwave and Wireless Technology Letters (2025)
PIMSYN: Synthesizing Processing-in-memory CNN Accelerators
Design, Automation & Test in Europe Conference & Exhibition (DATE) (2024)
An Approach of 3D NAND Flash Based Nonvolatile Computing-In-Memory (nvCIM) Accelerator for Deep Neural Networks (DNNs) with Calibration and Read Disturb Analysis
IEEE International Memory Workshop (IMW) (2020)
Physical Based IGZO Thin-Film Transistor Compact Model for Process In Memory (PIM) Applications
International Conference on Electronics, Information, and Communication (ICEIC) (2025)
Load more
2024 second half
42
High Efficiency Multiply-Accumulator Using Ternary Logic and Ternary Approximate Algorithm
IEEE Transactions on Circuits and Systems I: Regular Papers (2024)
DPD-NeuralEngine: A 22-nm 6.6-TOPS/W/mm2 Recurrent Neural Network Accelerator for Wideband Power Amplifier Digital Pre-Distortion
arXiv, Hardware Architecture (2024)
Controllability/Observability Measures for Multiple-Valued Test Generation Based on D-algorithm
IEEE International Symposium on Multiple-Valued Logic (2000)
Analyzing and Improving the Image Quality of StyleGAN
IEEE/CVF Conference on Computer Vision and Pattern Recognition (2020)
DNA-based programmable gate arrays for general-purpose DNA computing
Nature (2023)
A 1Tb 4b/Cell 64-Stacked-WL 3D NAND Flash Memory with 12MB/s Program Throughput
IEEE International Solid-State Circuits Conference (2018)
A high speed pseudo-random bit generator driven by 2D-discrete hyperchaos
Chaos, Solitons & Fractals (2023)
TPCSA-MRAM: Ternary Precharge Sense Amplifier-Based MRAM
IEEE Access (2024)
Tunnelling-based ternary metal–oxide–semiconductor technology
Nature Electronics (2019)
Machine Learning Approaches in Battery Management Systems: State of the Art
IEEE International Conference on Industrial Electronics for Sustainable Energy Systems (2020)
Load more
2024 first half
50
Monolithically Integrated RRAM- and CMOS-Based In-Memory Computing Optimizations for Efficient Deep Learning
IEEE Micro (2019)
ParaBit: Processing Parallel Bitwise Operations in NAND Flash
IEEE/ACM International Symposium on Microarchitecture (2021)
Third Base
American Scientist (2001)
BTC-Net: Efficient Bit-Level Tensor Data Compression Network for Hyperspectral Image
IEEE Transactions on Geoscience and Remote Sensing (2024)
Growth of diamond in liquid metal at 1 atm pressure
Nature (2024)
Demystifying Emerging Nonvolatile Memory Technologies: Understanding Advantages, Challenges, Trends, and Novel Applications
IEEE International Symposium on Circuits and Systems (2019)
CMOS-integrated memristive non-volatile computing-in-memory for AI edge processors
Nature Electronics (2019)
Memcapacitive Devices in Logic and Crossbar Applications
arXiv, Emerging Technologies (2017)
Scan Cell Modification for Intra Cell-Aware Scan Chain Diagnosis
IEEE Transactions on Circuits and Systems II: Express Briefs (2022)
An Asymmetric SRAM cell to lower Gate Leakage
International Symposium on Signals, Circuits and Systems. Proceedings (2003)
Load more
2023 second half
46
High-performance SRAM in nanoscale CMOS: Design challenges and techniques
IEEE International Workshop on Memory Technology, Design and Testing (2007)
Standard cell sizing for subthreshold operation
IEEE/ACM Design Automation Conference (2012)
Aquabolt-XL HBM2-PIM, LPDDR5-PIM With In-Memory Processing, and AXDIMM With Acceleration Buffer
IEEE Micro (2022)
CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
IEEE Transactions on Nanotechnology (2011)
A full spectrum of computing-in-memory technologies
Nature Electronics (2023)
Design of CNFET based ternary comparator using grouping logic
IEEE Faible Tension Faible Consommation (2012)
Novel 2.5D RDL Interposer Packaging: A Key Enabler for the New Era of Heterogenous Chip Integration
IEEE Electronic Components and Technology Conference (2021)
Machine Learning Framework for Early Routability Prediction with Artificial Netlist Generator
IEEE/ACM Design, Automation & Test in Europe Conference & Exhibition (2021)
Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology : Industrial Product
IEEE/ACM Annual International Symposium on Computer Architecture (2021)
Performance comparison of CNFET- and CMOS-based 6T SRAM cell in deep submicron
Microelectronics Journal (2009)
Load more