home
home

Design and Analysis of a Low-Power Ternary SRAM

Date
2021/05/22
Published in
IEEE International Symposium on Circuits and Systems (ISCAS)
Author
Youngchang Choi, Sunmean Kim, Kyongsu Lee, Seokhyeong Kang
Type
International Conference
Design and Analysis of a Low-Power Ternary SRAM
This paper proposes the design of a ternary inverter that uses low current as input voltage is VDD/2. When the supply voltage is set to 1 V, current supplied by a voltage source as an input voltage VDD/2 is reduced by 22.75% from 1.89ΞA to 1.46ΞA.
https://ieeexplore.ieee.org/abstract/document/9401259