home
home

Memcapacitor based Minimum and Maximum Gate Design

Date
2021/10/06
Published in
IEEE International SoC Design Conference (ISOCC)
Author
Jiyoung Min, Sunmean Kim, Seokhyeong Kang
Type
International Conference
Memcapacitor based Minimum and Maximum Gate Design
In this paper, we suggest a new structure of complementary capacitive switch that is composed of two connected memcapacitors. We also propose MIN and MAX gates that use this structure. HSPICE simulation verified the behavior of these logic gates for a specific input pattern.
https://ieeexplore.ieee.org/abstract/document/9613984